Abstract-This paper describes the implementation of the modified cryptographic algorithm namely A5/1 stream cipher which is widely used in Global System for Mobile (GSM) communication. While there are numerous published work on the A5/1 stream, very few have implemented the modified design into hardware and none of them, to the best of the author's knowledge, has clearly analyzed as to how the different characteristics of the conventional A5/1 stream cipher would affect performance at hardware level implementation. Two modified designs with different total bits and combinational functions are implemented into hardware by means of an Field Programmable Gate Array (FPGA) board and the throughput, area consumption, power consumption as well as the throughput-to-area ratio performance of the hardware are analysed and compared with that of the conventional design of the A5/1 stream cipher. While the algorithms in use have the same level of randomness, and hence strength in terms of security, at the hardware level, when total bits in use is increased, the total power consumed actually reduces. It is also observed that the use of the XOR logic has the better power consumption rate, compared to when a multiplexer is implemented as the combinational function.
I. INTRODUCTION
A5/1 stream cipher is a type of cryptographic algorithm that operates by generating streams of secret key which is used in GSM communication. The design was initially being kept secret from public as the developer believed in security through obscurity. However, the A5/1 stream cipher design was eventually leaked and led to several attacks that weaken the system. Though there are efforts to enhance the system design, not many had tested it to hardware level and to the best of author's knowledge, none of them had clearly defined how the modified characteristics affects the hardware performance [1] - [5] .
In this paper, two designs with new combinational function; each with total bits of 64-bits and 128-bits respectively is proposed and implemented into hardware. The rest of the paper is organized as follow: Section II will look into the details of characteristics of conventional A5/1 stream cipher along with the proposed designs. Section III describes the methodology for hardware implementation by means of FPGA followed by a discussion on the analysis of the data obtained in Section IV. Finally, Section V will conclude the work.
II. RESEARCH BACKGROUND

A. Structure of A5/1 Stream Cipher
The basis of the modified design of A5/1 stream cipher is the characteristics that made up the cryptographic system which are linear feedback shift register (LFSR), polynomials, clocking mechanism, and combinational function.
LFSR can be considered as the main characteristics that made up the system. Conventional A5/1 stream cipher design consists of three sets of LFSR, namely LFSR1, LFSR2 and LFSR3, with bit size of 19, 22 and 23 which sums up to 64 bits altogether.
The polynomials represent the tapping bits within the LFSR which are as in Equation (1), (2) and (3).
The clocking mechanism used in the A5/1 stream cipher system is called the majority logic function. From each LFSR, one of the middle bit register (R[x]) is assigned as the clocking bit which is then compared with the clocking bits from the other LFSR. If the clocking bit is the same as the majority, then the LFSR will be shifted, else, it will remain as it is.
The combinational function is the final stage before a bit of the secret key is produced. The most significant bit (MSB) from each LFSR is XOR-ed to produce the secret key. The design structure for the conventional A5/1 stream cipher is shown in Fig. 1 .
B. Bit Stream Generation Process
The bit stream produced from the A5/1 stream cipher is called the secret key (Ki) which is generated from the 64-bits session key (KC) and the 22-bit frame number (FN) that will be used in GSM communication [1] . The generation process can be broken down into two phases, the first being the initialisation phase, and the second, the Ki generation phase.
(Clk) and left hand side and one output; The initialisation phase starts with all of the LFSRs being set to zero. Then, the 64-bits session key is shifted from the least significant bit (LSB) of each of the LFSRs, bit-by-bit by ignoring the majority logic function. This is then followed by the 22-bits frame number being shifted in the same fashion.
For the second phase, the LFSRs are clocked by abiding the majority logic function. However, the K i is first produced only after 100 cycles. Then, 114 bits of K i is produced which represent one frame. The next process will then increase the frame number by 1. The session key remains the same until the ongoing conversation is ended and a new conversation begins.
C. Proposed Design
Based on previous works [1] , [2] , the linearity of the combinational function is said to be one of the key factor that weakens the A5/1 stream cipher. Therefore, the proposed design uses a 4-to-1 multiplexer (Mux) as the combinational function. The detail of the design is as in Table I . Compared to the conventional A5/1, design 1 has a higher total bit, while in design 2, the combinational function is that of a Mux. In this study, the FPGA board used is the Spartan 3AN Starter Kit, programmed using Verilog and simulated using the Xilinx ISE Simulation software. The process for hardware implementation is illustrated by the flow chart in Fig. 2 .
The first step for hardware implementation is to sketch the architecture design of the system. The design should specify the main system or top module along with all the subsystems or submodules and the interconnection wire. As shown in the Fig. 3 , there are three inputs, Start, Clock (Clk) and Reset located on the left hand side and one output; the Secret Key. The small boxes within is considered as submodules and the dotted line represent the interconnecting wires that connects one submodules to another. 
A. Hardware Programming
There are two well-known hardware description languages (HDL), which are the VHDL and the Verilog respectively. VHDL is short for VHSIC (Very High Speed Integrated Circuit) hardware description language. Between the two, the Verilog programming style is closer to both the C and the C++ languages. The difference between VHDL and Verilog lies on how the library is defined as well as how the system architecture is elaborated. In this study, Verilog HDL is opted.
The coding is written by referring to the architecture design; beginning from the submodules and finally the top module that links up all of the submodules. Once the coding is finished, it will be synthesized and if it returns an error, the coding must be fixed and 2re-synthesized. This process continues until no error is returned.
IV. RESULT AND ANALYSIS
A. RTL (Resistor-Transistor Logic) Schematic
Once the code synthesis returns zero error, the RTL schematic can be generated in order to validate the design. Fig. 4 shows the RTL schematic for the conventional A5/1 stream cipher design.
As shown in Fig. 4 , there are no submodules KC, FN and Enable as it has been simplified and declared as port instead. This helps to save the total memory used. The Counter submodule is created to keep track of the cycles passed which is useful to trigger the start of the secret key generation.
B. ISE (Integrated Synthesis Environment) Simulation
ISE simulation or ISim is a tool developed by Xilinx to run timing simulations of a system design in order to observe and validate the functionality of the system designed [6] . The timing simulation for the conventional design of the A5/1 stream cipher is shown in Fig. 5 , where it can be seen that the timing is broken into two phases: the initialization phase and the secret key generation phase.
The initialization phase starts with Reset being set to zero and the Load_KC is equal to one which marks the start of the key session feeding phase until it reaches the 64 th cycle. Then the frame number feeding phase kicks in and continue for 22 cycles. During the initialization phase, no secret key is generated until the secret key generation phase begins. 
C. Hardware Performance Result
Once the design has been implemented, the summary table of device utilization will be updated. In this work, the power consumption of the hardware is studied, as this parameter directly determines the performance of the algorithm when implemented into hardware. Table II shows the total power consumption for the three designs tested. When the XOR is maintained as the combinational function, in design 1, an increase in the number of total bits shows the better power consumption rate. However, for the same polynomials and hence the same number of total bits, a change in the combinational function, whereby a mux is used in place of the XOR, sees a relatively large jump in terms of the power consumed. This result was tested for several configurations although not presented here, and the same trend has been observed. This indicates that when aiming to move on to hardware implementation, the combination of a higher total bits along with the use of an XOR as the combinational function gives the best performance overall.
It is to be noted that while the conventional A5/1 shows a slightly lower need of power compared to that of design 2, this design has already been compromised, and is therefore no longer considered relevant. This is the first time that this type of study and observation have been carried out. This finding is interesting and useful, as a higher total bit is expected to also increase the randomness level (and hence the security) of the algorithm [1] , [4] . Nevertheless, between XOR and MUX, MUX is proven to produce a much better randomness property of bit stream [7] .
V. CONCLUSION
It can be concluded that the use of multiplexer as a substitute or the XOR function affects the area utilization, efficiency and power in hardware level implementation. Although Design 2 has more area consumption, it has lower power consumption compared to Design 1.
